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Fig. 1. Schematic cross section of (a) a LOCOS isolated and (b) a mesa-isolated HBT.
different emitter geometries, and the results obtained are used
to study how the extrinsic base implant inﬂuences boron out-
diffusion from the intrinsic SiGe base.
II. DEVICE STRUCTURE AND TECHNOLOGY
The HBT structure under investigation was fabricated by
inserting a Si Ge epitaxial layer, into an existing CMOS-
derived, single-polysilicon, self-aligned bipolar process [9].
After the ﬁeld oxide (LOCOS) isolation, and gate oxide
removal, the p base and n emitter were grown using
rapid thermal, chemical vapor deposition (RT-CVD). The basic
targeted vertical stack consisted of a 300-˚ A thick, 5.10 cm
boron-doped Si Ge base, followed by a 1000-˚ A thick,
10 cm phosphorus–doped silicon emitter. To prevent
boron out-diffusion, 100-˚ A or 50-˚ A thick undoped SiGe spacer
layers were introduced on both sides of the doped SiGe base.
The emitter was fabricated by depositing a polysilicon emitter
and then etching through the polysilicon, the low-doped silicon
emitter to produce the structure shown in Fig. 1(a). A link
base was then produced using a 30 keV, 1.10 cm boron
implant, followed by the formation of sidewall spacers using
PECVD SiO The extrinsic base was fabricated using a 10
keV, 8.10 cm boron implant and was self-aligned to the
etched polysilicon emitter, as shown in Fig. 1(a). The thermal
budget used in the process consisted of a dopant activation
anneal at 800 C for 20 min after polysilicon implantation
and a rapid thermal anneal at 900 C for 20 s before contacts
and metallization.
For comparison purposes, mesa transistors were also fabri-
cated using a previously described process [19]. In this case,
the extrinsic base was fabricated using a dual implant of 35
keV, 2.10 cm BF and 120 keV, 2.10 cm B into the
low-doped silicon emitter to produce the structure shown in
Fig. 1(b). The thermal budget used in this process was a rapid
thermal anneal at 900 C for 30 s. Some of the epitaxial layers
for the mesa transistors were grown under the same conditions
as those for the LOCOS transistors, while others were grown
under different conditions. Full details of the epitaxial layers
for both the LOCOS and mesa transistors are given in Table I.
Some of the electrical measurements were performed on
large geometry devices (up to m ), in order to
characterize the intrinsic transistor only, and to eliminate edge
effects and technological problems linked to small geometry
devices. The values of base doping concentration, undoped
SiGe spacer width and emitter dimensions are summarized in
Table I, for both types of device.
III. THE ANALYSIS METHOD
This analysis method gives the bandgap narrowing in the
base from the temperature dependence of the collector current.
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Fig. 2. SIMS doping proﬁle of a 300-˚ A thick, 5.1018 cm￿3 boron-doped
Si0:92Ge0:08 base, bounded by 100-˚ A thick undoped SiGe spacer layers
(transistor T1).
Fig. 3. JC=J0 versus (1=T) characteristic for a typical LOCOS isolated
Si0:92Ge0:08 HBT (transistor T1, 100-˚ A spacers) in the 340 K–80 K temper-
ature range. The extracted slope (total bandgap narrowing in the base) and
intercept are 109 meV and 0.9.
meV was measured [25] which is also the expected value from
literature [26]. Subtracting this value from the total band gap
narrowing in the base, gives a band gap narrowing of 70
meV due to 8% Ge. This result is in reasonable agreement
with the theoretical values of 75 meV [27] and 74 meV [28],
given in the literature. The value of intercept in Fig. 3 is
0.9, which compare well with the expected value of 1.0. This
demonstrates that the theoretical models and chosen constants
are good and that the temperature measurements are well
controlled. On a similar transistor, with a mesa structure, we
obtained the same band gap narrowing (109 meV), and an
intercept of 0.8.
Fig. 4 shows a bandgap narrowing plot for a large geometry
LOCOS transistor (T2), with a thinner undoped SiGe spacer
Fig. 4. JC=J0 versus (1=T) characteristic of the LOCOS isolated
Si0:92Ge0:08 HBT (transistor T2, 50-˚ A spacers), for the 340 K–80 K
temperature range. The measured slope equals 50 meV and the intercept
7.
Fig. 5. JC=J0 versus (1=T) characteristic of the mesa-isolated
Si0:84Ge0:16 HBT’s T5 (50-˚ A spacers), T6 (100-˚ A spacers) and T7
(50-˚ A spacers, long perimeter), for the 340 K–80 K temperature range.
of 50 ˚ A (instead of 100 ˚ A on Fig. 3). On the
characteristic, we measured a non ideality which appeared
for temperatures lower than 225 K and a signiﬁcant leakage
current for temperature below 180 K. When we plot the
versus 1/T characteristic for this sample (Fig. 4), the
characteristic is less linear than that shown in Fig. 3, with
the slope at high temperatures being higher than that at low
temperatures. The measured slope of 50 mev is much lower
than that observed in Fig. 3 and the intercept diverges from the
expected value of unity to a value of 7. Earlier work [10] has
shown that non linear characteristics can be indicative of the
presence of a tail on the base doping proﬁle, and that in this
case the slope of the characteristic at high temperature gives
a more reliable value for the band gap narrowing. If the data
for 1000 K is taken in Fig. 4, the slope increases to
60 meV and the intercept decreases to 3.8. These values are
still considerably different than those seen in Fig. 3.